Your browser does not allow JavaScript!
JavaScript is necessary for the proper functioning of this website. Please enable JavaScript or use a modern browser.
|
|
SLO
|
ENG
|
Cookies and privacy
DKUM
EPF - Faculty of Business and Economics
FE - Faculty of Energy Technology
FERI - Faculty of Electrical Engineering and Computer Science
FF - Faculty of Arts
FGPA - Faculty of Civil Engineering, Transportation Engineering and Architecture
FKBV - Faculty of Agriculture and Life Sciences
FKKT - Faculty of Chemistry and Chemical Engineering
FL - Faculty of Logistic
FNM - Faculty of Natural Sciences and Mathematics
FOV - Faculty of Organizational Sciences in Kranj
FS - Faculty of Mechanical Engineering
FT - Faculty of Tourism
FVV - Faculty of Criminal Justice and Security
FZV - Faculty of Health Sciences
MF - Faculty of Medicine
PEF - Faculty of Education
PF - Faculty of Law
UKM - University of Maribor Library
UM - University of Maribor
COBISS
Ekonomsko poslovna fakulteta
Fakulteta za kmetijstvo
Fakulteta za logistiko
Fakulteta za organizacijske vede
Fakulteta za varnostne vede
Fakulteta za zdravstvene vede
Knjižnica tehniških fakultet
Medicinska fakulteta
Miklošičeva knjižnica - FPNM
Pravna fakulteta
Univerzitetna knjižnica Maribor
Bigger font
|
Smaller font
Introduction
Search
Browsing
Upload document
Statistics
Login
First page
>
Show document
Show document
Title:
DSP SISTEM RAZŠIRJEN Z FPGA ZA VODENJE HITRO ODZIVNIH POGONOV
Authors:
Čurkovič, Milan
(Author)
Jezernik, Karel
(Mentor)
More about this mentor...
Files:
DR_Curkovic_Milan_2014.pdf
(5,84 MB)
Language:
Slovenian
Work type:
Dissertation (m)
Typology:
2.08 - Doctoral Dissertation
Organization:
FERI - Faculty of Electrical Engineering and Computer Science
Abstract:
V delu je predstavljen razvoj in izdelava DSP sistema za vodenje motornih pogonov. Sistem je nato razširjen z zmogljivim FPGA vezjem za izvajanje časovno kritičnih procesov pri vodenju. Zmanjšanje zakasnitev in s tem razširitev frekvenčnega pasu nam pri tokovnem vodenju izboljša delovanje tudi pri nespremenljivi stikalni frekvenci pretvornika. Prikazana je izvedba vodenja položaja enosmernega motorja z aparaturno izvedbo tokovnega regulatorja. Kompenzacija nihanja navora BLDC motorja ob komutaciji je potrjena s simulacijo. V FPGA je izveden regulator faznih tokov PMSM motorja. Rezultati take izvedbe so potrjeni tako simulacijsko kot eksperimentalno in potrjujejo izboljšanje delovanja ob zmanjšanju nihanja navora ali zmanjšanju preklopnih izgub (manjše število preklopov) v primerjavi z drugimi metodami.
Keywords:
DSP
,
FPGA
,
FPGA izvedba
,
načrtovanje aparaturne opreme
,
nihanje navora
Year of publishing:
2013
Publisher:
[M. Čurkovič]
Source:
Maribor
UDC:
681.5:621.313.2(043.3)
COBISS_ID:
271692032
NUK URN:
URN:SI:UM:DK:SMXETNUM
Views:
1077
Downloads:
141
Metadata:
Categories:
KTFMB - FERI
Cite this work
Plain text
BibTeX
EndNote XML
EndNote/Refer
RIS
ABNT
ACM Ref
AMA
APA
Chicago
Harvard
IEEE
ISO 690
MLA
Vancouver
:
Average score:
(0 votes)
Your score:
Voting is allowed only for
logged in
users.
Share:
AddThis uses cookies that require your consent.
Edit consent...
Hover the mouse pointer over a document title to show the abstract or click on the title to get all document metadata.
Secondary language
Language:
English
Title:
FPGA EXTENSION OF DSP SYSTEM FOR TIME-CRITICAL TASKS IN DRIVE CONTROL
Abstract:
This paper presents the development and implementation of DSP control system for motor drives. The system is then extended with a powerful FPGA circuit to implement time-critical processes in management. Reduced time delay and extended bandwidth improve performance even at a fixed converter switching frequency. Additional hardware current controller in DC motor position control loop is developed, simulated and experimentally tested. Compensation of BLDC motor torque ripple at commutation is confirmed by simulation. Within the FPGA is realized PMSM motor phase currents controller. The results of are verified by simulation and experimentally improve the operation by reduction of the switching losses (fewer inverter leg switching) in comparison by other methods.
Keywords:
DSP
,
FPGA
,
FPGA Implementation
,
Hardware design
,
Torque ripple
Comments
Leave comment
You have to
log in
to leave a comment.
Comments (0)
0 - 0 / 0
There are no comments!
Back
